Abstract-We propose a new four-port BPSK direct conversion receiver based on 0.18 mCMOStechnologyforthefirsttime.The proposed direct conversion receiver is composed of two active combiners, an active balun, two power detectors and a decoder. The designed direct conversion receiver is successfully demonstrated by demodulating BPSK signal with 40 Mbps in the -band.
I. INTRODUCTION
M ULTI-PORT technology, generally known as six-port or five-port networks, was first proposed for a low-cost alternative to vector network analyzer [1] , [2] . It may also be used as a direct-conversion receiver for a software defined radio (SDR) front-end [3] - [5] . Multi-port receiver is composed of three parts: a multi-port junction that additively mixes RF and LO signals with phase shifts of or , power detectors and decoders. Compared with the conventional architecture based on the multiplicative mixer shown in Fig. 1(a) , the multi-port receiver requires much less LO power [6] . This is because the power detectors in comparison with multiplicative mixers can operate under the condition of low LO voltage swing.
In the past years, multi-port circuits have been implemented usually based on microwave passive elements, such as hybrid couplers, ring hybrids and/or Wilkinson dividers. The main drawback of the conventional multi-port receiver is its size and bandwidth, because these passive elements require transmission lines with a quarter-wave length at the operating frequency. Thus, it is difficult to apply the conventional multi-port technology to CMOS receivers in radio and microwave frequency bands. In order to overcome this limitation, we propose the CMOS four-port direct conversion receiver for BPSK demodulation, a branch of six-port receiver as shown in Fig. 1(b) . The proposed CMOS four-port receiver functionally replaces the conventional microwave passive elements by a wide-band active RF combiner and balun. The fabricated CMOS IC is built to validate the BPSK demodulation with 40 Mbps in the -band.
II. DESIGN OF THE PROPOSED CMOS FOUR-PORT RECEIVER

A. BPSK Demodulation Using Additive Mixing
In Fig. 1(b) , the dotted area is the four-port receiver for BPSK demodulation using the concept of additive mixing. In the fourport receiver, the modulated RF input signal is superposed with an LO signal at the reception frequency with phase shifts of , that is . The resulting signals are applied to power detectors and filtered by a low-pass filter to eliminate the harmonics and spurious signals. By subtracting the corresponding and signals, the baseband signal can be obtained.
B. Implementation of CMOS Four-Port Junction
The key block of the proposed BPSK demodulator is the four-port junction, which combines RF and LO signals with phase shifts of . To generate LO signals with phase shifts of , it is necessary to convert an unbalanced (single ended) signal to a balanced (differential) signal. Conventional distributed on-chip baluns require a large area, especially at lower frequencies. baluns on-chip, but they are not economically feasible except possibly at millimeter-wave frequencies ( 30 GHz). In this letter, we realize the balun by using CMOS active transistors. Fig. 2 shows the simplified schematic of CMOS four-port junction. The LO signal is fed into the four-port junction through an active balun composed of common-source and common-gate amplifiers. Generally, since the outputs of the active balun may have poor balance in amplitude and phase, the active balun is followed by a differential amplifier for the rejection of the common-mode signal generated in the imperfect balun. The combiner additively mixes the RF signal with differential LO signals by source-follower buffers. Due to the balanced LO signal at the RF port, the LO-to-RF isolation shows good characteristic above 50 dB. Fig. 3 shows simulated waveforms at the nodes denoted in Fig. 2 , which shows step-by-step BPSK demodulation processes in the proposed architecture.
The operation bandwidth of the proposed architecture can be limited by the characteristic of active balun. According to the Fig. 4 . Chip photograph of the fabricated CMOS four-port receiver in TSMC 0.18 m. [7] , the active balun schematic used in this letter has multi-octave bandwidth. Unlike the conventional passive multi-port receiver implemented in distributed elements, the proposed active receiver consumes DC power to combine and mix RF and LO signals. Table I shows the simulated power consumptions of blocks of the four-port BPSK demodulator. The gain compression of the designed BPSK receiver was simulated at 8.5 dBm. This is comparable to that of a conventional passive six-port receiver [3] .
III. MEASUREMENT   Fig. 4 shows the photograph of the proposed CMOS fourport receiver fabricated in 0.18 CMOS process. Total chip size is 0.7 mm 0.72 mm including four-port junction, two power detectors and pads. To take the difference between ports of and , a baseband difference amplifier was designed by using AD8138. The designed CMOS fourport receiver was demonstrated for the demodulation of -band BPSK signal with 40 Mbps. The BPSK modulated signal was generated by using Agilent E4438C vector signal generator. The proposed CMOS four-port receiver consumes the power of 14.21 mW at 1.8 V supply voltage.
The block diagram of the measurement setup for bit-error rate (BER) test is shown in Fig. 5 . A pseudo-random bit sequence of was generated using Anritsu MP1763C pattern generator and HP8110A pulse generator. The LO signal is generated using the synthesized sweeper HP-8341B.
For the synchronization between RF and LO signals, both signals made use of a common reference clock by connecting both reference ports. The phase of the LO signal was fine-tuned by using a manually tunable phase shifter for coherent demodulation. To perform a BER test under the noise environment, we fabricated a noise generator composed of a hot-biased Zener diode and a two-stage wide-band amplifier. The variation of was realized by attenuating noise power from 89 dBm/Hz to 98 dBm/Hz. Fig. 6 shows the measured BPSK input pseudo-random sequences and the demodulated output signals with 40 Mbps data rates, the RF carrier power of 30 dBm and the LO power of 10 dBm at 2.2 GHz center frequency. Fig. 7 shows a theoretical and measured BER as a function of at 2.0 and 2.2 GHz, respectively. The measured result shows that BER less than is obtained for above than 11 dB. 
IV. CONCLUSION
A new CMOS four-port direct conversion receiver for BPSK demodulation was proposed and verified. The proposed receiver was implemented based on a lumped CMOS IC technology rather than distributed RF/microwave passive elements. In spite of the power consumption in the active junction, the proposed CMOS four-port receiver has various merits over the conventional distributed multi-port receiver: compact size, wide-band operation, flexibility, and easy implementation in CMOS IC technology. The proposed four-port junction can be extended to the direct CMOS six-port receiver for the general-vector demodulation required in SDR.
